

	Type	Hits	Search Text	DBs	Time Stamp	Comments	Error Definition
12	BRS	2	coreconnect	IBM_TDB	2003/07/25 10:13		
13	BRS	419	routing same reconfigurable	USPAT; US-PGPUB; DERWENT; IBM_TDB	2003/07/25 10:13		
14	BRS	293	routing same reconfigurable and components	USPAT; US-PGPUB; DERWENT; IBM_TDB	2003/07/25 10:13		
15	BRS	29	routing same reconfigurable and components and hdl	USPAT; US-PGPUB; DERWENT; IBM_TDB	2003/07/25 10:18		
16	BRS	26	routing same reconfigurable and components and hdl and interconnect	USPAT; US-PGPUB; DERWENT; IBM_TDB	2003/07/25 10:18		
17	BRS	24	routing same reconfigurable and components and hdl and interconnect and user	USPAT; US-PGPUB; DERWENT; IBM_TDB	2003/07/25 10:23		
18	BRS	18	routing same reconfigurable and components and hdl and interconnect and user and (latency or bandwidth)	USPAT; US-PGPUB; DERWENT; IBM_TDB	2003/07/25 13:55		
21	BRS	13	routing same reconfigurable and components and hdl and interconnect and (display or terminal or IO) and (latency or bandwidth)	USPAT; US-PGPUB; DERWENT; IBM_TDB	2003/07/25 14:40		
22	BRS	447	reconfigurable same computing	USPAT; US-PGPUB; DERWENT; IBM_TDB	2003/07/25 15:14		


[> home](#) : [> about](#) : [> feedback](#) : [> login](#)

US Patent & Trademark Office




Try the *new* Portal design
Give us your opinion after using it.


Search Results

Search Results for: **[octagon routing]**

Found 3 of 114,152 searched.


Search within Results

  [> Advanced Search](#)
[> Search Help/Tips](#)

Sort by: [Title](#) [Publication](#) [Publication Date](#) [Score](#)  [Binder](#)

Results 1 - 3 of 3 [short listing](#)**1** [CAD: Constructing exact octagonal steiner minimal trees](#)


90%

 Chris S. Coulston**Proceedings of the 13th ACM Great Lakes Symposium on VLSI** April 2003

Octagonal Steiner Minimal Trees (OSMTs) are used in the global routing phase of pervasive octagonal VLSI layout. The OSMT problem seeks a minimal length spanning structure using edges composed of line segments having one of four equally spaced orientations. The concept of a canonical form is introduced providing a strong framework for the structure and characteristics of OSMTs. An exact algorithm and a variety of pruning techniques are introduced. Random and OR Library instances are solved and c ...

2 [On-chip communication architecture for OC-768 network processors](#)


80%

 Faraydon Karim , Anh Nguyen , Sujit Dey , Ramesh Rao**Proceedings of the 38th conference on Design automation** June 2001

The need for network processors capable of forwarding IP packets at OC-192 and higher data rates has been well established. At the same time, there is a growing need for complex tasks, like packet classification and differentiated services, to be performed by network processors. At OC-768 data rate, a network processor has 9 nanoseconds to process a minimum-size IP packet. Such ultra high-speed processing, involving complex memory-intensive tasks, can only be achieved by multi-CPU distribut ...

3 [CAD: Congestion reduction in traditional and new routing architectures](#)

77%

 Ameya R. Agnihotri , Patrick H. Madden**Proceedings of the 13th ACM Great Lakes Symposium on VLSI** April 2003

In dense integrated circuit designs, management of routing congestion is essential; an over congested design may be unroutable. Many factors influence congestion: placement, routing, and routing architecture all contribute. Previous work has shown that different placement tools can have substantially different demands for each routing layer; our objective is to develop methods that allow "tuning" of interconnect topologies to match routing resources. We focus on congestion minimization for both M ...

Results 1 - 3 of 3 [short listing](#)

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2003 ACM, Inc.